DOTTORATO DI RICERCA IN INGEGNERIA DELL'INFORMAZIONE

Foto 7

Links

Info for...

Login

Subscribe to this RSS feed

P. Nannipieri, L. Zulberti, T. Pacini, M. Monopoli, T. Bocchi, and L. Fanucci, “Edge AI acceleration for critical systems: From FPGA hardware to CGRA technology,” in Charting the Intelligence Frontiers–Edge AI Systems Nexus. River Publishers, 2026.

T. Bocchi, T. Pacini, P. Nannipieri, S. Moranti, L. Fanucci, “Extending the FPG-AI Framework for Automatic DNN Acceleration on NanoXplore FPGAs”, SEFUW SpacE FPGA User Workshop, Noordwijk, The Netherlands, 2025

T. Bocchi, A. Monorchio, G. Mystkowska, P. Nannipieri and L. Fanucci, "CGR-AI IP Core Prototyping on FPGA for AI Inference Onboard Satellites"

M. Baldaccini, T. Bocchi, L. Ciacchini at al., “From Residual-Layer Support to ResNet-like Deployment in the FPG-AI Framework”, 2026 International Conference on Applications in Electronics Pervading Industry, Environment and Society (APPLEPIES), 2026

T. Bocchi et al., "Pioneering AI Acceleration on European Space Qualified Hardware: Implementation and Characterization of a DNN on NanoXplore FPGA," in IEEE Aerospace and Electronic Systems Magazine,2026.

T. Bocchi et al., "FPG-AI for On-Board AI Acceleration: A Case Study for Semantic Segmentation of Maritime and Terrestrial Areas", 2025 European Data Handling & Data Processing Conference, Elche, Spain

News

Subscribe to this RSS feed

PhD Course News

Subscribe to this RSS feed

Tel +39 050 2217511
PEC: This email address is being protected from spambots. You need JavaScript enabled to view it.

Dipartimento di Ingegneria dell'Informazione
P.I. 00286820501 - C.F. 80003670504

email: This email address is being protected from spambots. You need JavaScript enabled to view it.
Via G. Caruso - 56122 - Pisa